



# Motor Control Current Measurement 1-Bit, 10MHz, 2nd-Order, Delta-Sigma Modulator

## **FEATURES**


- 16-Bit Resolution
- 14-Bit Linearity
- ±250mV Input Range with Single +5V Supply
- 1% Internal Reference Voltage
- 1% Gain Error
- Flexible Serial Interface with Four Different Modes
- Implemented Twinned Binary Coding as Split-Phase or Manchester Coding for One-Line Interfacing
- Operating Temperature Range: -40°C to +85°C

## **APPLICATIONS**

- Motor Control
- Current Measurement
- Industrial Process Control
- Instrumentation
- Smart Transmitters
- Portable Instruments
- Weight Scales
- Pressure Transducers

## DESCRIPTION

The ADS1203 is a delta-sigma ( $\Delta\Sigma$ ) modulator with a 95dB dynamic range, operating from a single +5V supply. The differential inputs are ideal for direct connection to transducers or low-level signals. With the appropriate digital filter and modulator rate, the device can be used to achieve 16-bit analog-to-digital (A/D) conversion with no missing codes. An effective resolution of 14 bits or SNR of 85dB (typical) can be maintained with a digital filter bandwidth of 40kHz at a modulator rate of 10MHz. The ADS1203 is designed for use in medium- to high-resolution measurement applications including current measurements, smart transmitters, industrial process control, weigh scales, chromatography, and portable instrumentation. It is available in an 8-lead TSSOP package. A 16-pin QFN (3x3) package will be available soon.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ORDERING INFORMATION**

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MAXIMUM GAIN ERROR (%)	PACKAGE- LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS1203(2)	10		TOOOD A	DIA	4000 4- + 0500	474000	ADS1203IPWT	Tape and Reel, 250
ADS1203(2)	±3	±3 ±1	TSSOP-8	PW	–40°C to +85°C	AZ1203	ADS1203IPWR	Tape and Reel, 2000

(1) For the most current specification and package information, refer to our web site at www.ti.com.

(2) 16-pin QFN (3x3) package available soon.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

	ADS1203	UNIT
Supply voltage, GND to VDD	-0.3 to +6	V
Analog input voltage range	GND – 0.4 to V <sub>DD</sub> + 0.3	V
Digital input voltage range	GND – 0.3 to V <sub>DD</sub> + 0.3	V
Power Dissipation	0.25	W
Operating Virtual Junction Temperature Range, TJ	-40 to +150	°C
Operating Free-Air Temperature Range, TA	-40 to +85	°C
Storage Temperature Range, TSTG	-65 to +150	°C
Lead Temperature (1.6mm or 1/16" from case for 10s)	+260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	MIN	NOM	MAX	UNIT
Supply Voltage, V <sub>DD</sub>	4.5	5.0	5.5	V
Analog Input Voltage	-250		+250	mV
Operating Common-Mode Signal	0		+5	V
External Clock <sup>(1)</sup>	16	20	24	MHz
Operating Junction Temperature Range	-40		+105	°C

(1) With reduced accuracy, clock can go from 1MHz up to 32MHz; see Typical Characteristic curves.

## **DISSIPATION RATING TABLE**

PACKAGE	$\label{eq:ckage} \begin{array}{c} T_A \leq 25^\circ C & \mbox{DERATING FACT} \\ \mbox{POWER RATING} & \mbox{ABOVE } T_A = 25^\circ C \\ \end{array}$		T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
TSSOP-8	483.6mW	3.868mW/°C	309.5mW	251.4W	

(1) This is the inverse of the traditional junction-to-ambient thermal resistance ( $R_{\theta JA}$ ). Thermal resistances are not production tested and are for informational purposes only.



## **ELECTRICAL CHARACTERISTICS**

Over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD} = +5V$ ,  $V_{IN} + = -250$ mV to +250mV,  $V_{IN} - = 0$ V, Mode 3, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.

			A	OS1203IPW		
PARAMETE	R	TEST CONDITIONS	MIN	түр(1)	MAX	UNITS
Resolution			16			Bits
DC Accura	cy					1
	(2)			±1	±3	LSB
INL	Integral linearity error <sup>(2)</sup>			0.001	0.005	%
DNL	Differential nonlinearity(3)				±1	LSB
VOS	Input offset			-220	±1000	μV
TCVOS	Input offset drift			3.5	8	μV/°C
G <sub>ERR</sub>	Gain error <sup>(4)</sup>			-0.2	±1	%
TCGERR	Gain error drift			20		ppm/°C
PSRR	Power-supply rejection ratio	4.75V < V <sub>DD</sub> < 5.25V		80		dB
Analog Inp	ut	·				•
FSR	Full-scale differential range	$(V_{IN}+) - (V_{IN}-)$			±320	mV
	Operating common-mode signal(3)		-0.1		5	V
	Input capacitance	Common-mode		3		pF
	Input leakage current				±1	nA
	Differential input resistance	Equivalent		28		kΩ
	Differential input capacitance			5		pF
CMRR	Common mode rejection ratio	At DC		92		dB
CIVIRR	Common-mode rejection ratio	V <sub>IN</sub> = 0V to 5V at 50kHz		105		dB
Internal Vol	tage Reference					
VOUT	Reference voltage output	Scale to 320mV	2.475	2.5	2.525	V
	Accuracy	Scale to 320mV			±1	%
dVOUT/dT	Reference temperature drift			±20		ppm/°C
PSRR	Power-supply rejection ratio			80		dB
	Startup time	to 0.1% at C <sub>L</sub> = 0		0.1		ms
Internal Clo	ck for Modes 0, 1, and 2					
	Clock frequency		9	10	11	MHz
External Cl	ock for Mode 3					
	Clock frequency <sup>(5)</sup>		16	20	24	MHz
AC Accura	cy					
SINAD	Signal-to-noise + distortion	V <sub>IN</sub> = ±250mV <sub>PP</sub> at 5kHz	82.5	85		dB
SNR	Signal-to-noise ratio	V <sub>IN</sub> = ±250mV <sub>PP</sub> at 5kHz	83	85		dB
THD	Total harmonic distortion	V <sub>IN</sub> = ±250mV <sub>PP</sub> at 5kHz		-95	-88	dB
SFDR	Spurious-free dynamic range	$V_{IN} = \pm 250 \text{mV}_{PP}$ at 5kHz	90	95		dB

(1) All typical values are at  $T_A = +25^{\circ}C$ . (2) Integral nonlinearity is defined as the maximum deviation of the line through the end points of the specified input range of the transfer curve for  $V_{IN}$  = -250mV to +250mV, expressed either as the number of LSBs or as a percent of measured input range (500mV).

(3) Ensured by design.

(4) Maximum values, including temperature drift, are ensured over the full specified temperature range.

(5) With reduced accuracy, minimum clock can go from 1MHz up to 32MHz.



## **ELECTRICAL CHARACTERISTICS (continued)**

Over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{DD} = +5$ V,  $V_{IN} + = -250$ mV to +250mV,  $V_{IN} - = 0$ V, Mode 3, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.

			ADS1203IPW			
PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNITS
Digital Ir	nput					
	Logic family		CMOS w	ith Schmitt Tri	gger	
VIH	High-level input voltage		$0.7 \times V_{DD}$		V <sub>DD</sub> + 0.3	V
VIL	Low-level input voltage		-0.3		0.3×V <sub>DD</sub>	V
Iн	High-level Input current	$V_{I} = V_{DD}$ or GND			50	nA
۱	Low-level Input current	$V_{I} = V_{DD}$ or GND	-50			nA
Cl	Input capacitance			5		pF
Digital O	utput					
Maria	Lieb laugh diaite hautaut	$V_{DD} = 5V$ , $I_O = -5mA$	4.6			V
VOH	High-level digital output	$V_{DD} = 5V, I_{O} = -15mA$	3.9			V
Max		$V_{DD} = 5V, I_O = 5mA$			0.4	V
VOL	Low-level digital output	$V_{DD} = 5V$ , $I_O = 15mA$			1.1	V
CO	Output capacitance		5			pF
CL	Load capacitance			30		pF
Power S	upply					
V <sub>DD</sub>	Supply voltage		4.5	5	5.5	V
		Mode 0		8.4	9.8	mA
ICC	Operating supply current	Mode 3		6.7	7.8	mA
	Device disatestics	Mode 0		42	49	mW
	Power dissipation	Mode 3		33.5	39	mW
Operatin	g Temperature Range		-40		+85	°C

(1) All typical values are at  $T_A = +25^{\circ}C$ .

(2) Integral nonlinearity is defined as the maximum deviation of the line through the end points of the specified input range of the transfer curve for  $V_{IN}$  = -250mV to +250mV, expressed either as the number of LSBs or as a percent of measured input range (500mV).


(3) Ensured by design.

(4) Maximum values, including temperature drift, are ensured over the full specified temperature range.


(5) With reduced accuracy, minimum clock can go from 1MHz up to 32MHz.



## EQUIVALENT INPUT CIRCUIT



## **PIN ASSIGNMENTS**




## **Terminal Functions**

TERMI	TERMINAL		
NAME	NO.	I/O	DESCRIPTION
MO	1	Ι	Mode input
V <sub>IN</sub> +	2	AI	Noninverting analog input
VIN-	3	AI	Inverting analog input
M1	4	Ι	Mode input
GND	5	Ρ	Power supply ground
MDAT	6	0	Modulator data output
MCLK	7	I/O	Modulator clock input or output
V <sub>DD</sub>	8	Ρ	Power supply: +5V nominal

NOTE: AI = analog input, AO = analog output, I = input, O = output, P = power supply.

## PARAMETER MEASUREMENT INFORMATION




#### Figure 1. Mode 0 Operation

#### **TIMING CHARACTERISTICS: MODE 0**

over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+85^{\circ}$ C, and  $V_{DD}$  = +5V, unless otherwise noted.

PARAM	PARAMETER		MIN	MAX	UNIT
<sup>t</sup> C1	Clock period	0	91	111	ns
t <sub>W1</sub>	Clock high time	0	(t <sub>C1</sub> /2) – 5	(t <sub>C1</sub> /2) + 5	ns
<sup>t</sup> D1	Data delay after falling edge of clock	0	-2	2	ns



#### Figure 2. Mode 1 Operation

## **TIMING CHARACTERISTICS: MODE 1**


over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+85^{\circ}$ C, and  $V_{DD} = +5$ V, unless otherwise noted.

PARAN	PARAMETER		MIN	MAX	UNIT
tC2	Clock period	1	182	222	ns
t <sub>W2</sub>	Clock high time	1	(t <sub>C2</sub> /2) - 5	$(t_{C2}/2) + 5$	ns
t <sub>D2</sub>	Data delay after rising edge of clock	1	(t <sub>W2</sub> /2) - 2	$(t_{W2}/2) + 2$	ns
t <sub>D3</sub>	Data delay after falling edge of clock	1	(t <sub>W2</sub> /2) – 2	$(t_{W2}/2) + 2$	ns

## ADS1203



SBAS318 - JUNE 2004




#### Figure 3. Mode 2 Operation

## **TIMING CHARACTERISTICS: MODE 2**

over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+85^{\circ}$ C, and  $V_{DD} = +5$ V, unless otherwise noted.

PARAME	PARAMETER		MIN	MAX	UNIT
<sup>t</sup> C1	Clock period	2	91	111	ns
t <sub>W1</sub>	Clock high time	2	(t <sub>C1</sub> /2) – 5	(t <sub>C1</sub> /2) + 5	ns
tC3	Clock period	2	91	111	ns
t <sub>W3</sub>	Clock high time	2	(t <sub>C3</sub> /2) – 5	(t <sub>C3</sub> /2) + 5	ns



#### Figure 4. Mode 3 Operation

### **TIMING CHARACTERISTICS: MODE 3**

over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+85^{\circ}$ C, and  $V_{DD} = +5$ V, unless otherwise noted.


PARAMETER		MODE	MIN	MAX	UNIT
tC4	Clock period	3	41	62	ns
t <sub>W4</sub>	Clock high time	3	10	t <sub>C4</sub> – 10	ns
t <sub>D4</sub>	Data delay after falling edge of clock	3	0	10	ns
<sup>t</sup> R	Rise time of clock	3	0	10	ns
tF	Fall time of clock	3	0	10	ns

NOTE: Clock signal is specified with  $t_R = t_F = 5ns$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{IH}$ )/2; see Figure 4.



## **TYPICAL CHARACTERISTICS**


 $V_{DD}$  = +5V,  $V_{IN}$ + = -250mV to +250mV,  $V_{IN}$ - = 0V, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.



## **TYPICAL CHARACTERISTICS (continued)**

RUMENTS


 $V_{DD}$  = +5V,  $V_{IN}$ + = -250mV to +250mV,  $V_{IN}$ - = 0V, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.





## **TYPICAL CHARACTERISTICS (continued)**


 $V_{DD}$  = +5V,  $V_{IN}$  = -250mV to +250mV,  $V_{IN}$  = 0V, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.



## **TYPICAL CHARACTERISTICS (continued)**

TRUMENTS www.ti.com


V<sub>DD</sub> = +5V, V<sub>IN</sub>+ = -250mV to +250mV, V<sub>IN</sub>- = 0V, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.





## **TYPICAL CHARACTERISTICS (continued)**

 $V_{DD}$  = +5V,  $V_{IN}$ + = -250mV to +250mV,  $V_{IN}$ - = 0V, MCLK input = 20MHz, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.





## **GENERAL DESCRIPTION**

The ADS1203 is a single-channel, 2nd-order, CMOS delta-sigma modulator, designed for medium- to high-resolution A/D conversions from DC to 39kHz with an oversampling ratio (OSR) of 256. The output of the converter (MDAT) provides a stream of digital ones and zeros. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies. A low-pass digital filter should be used at the output of the delta-sigma modulator. The primary purpose of the digital filter is to filter out high-frequency noise. The secondary purpose is to convert the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). A digital signal processor (DSP), microcontroller ( $\mu$ C), or field programmable gate array (FPGA) could be used to implement the digital filter. Figure 5 shows the ADS1203 connected to a DSP.

The overall performance (speed and accuracy) depends on the selection of an appropriate OSR and filter type. A higher OSR produces greater output accuracy while operating at a lower refresh rate. Alternatively, a lower OSR produces lower output accuracy, but operates at a higher refresh rate. This system allows flexibility with the digital filter design and is capable of A/D conversion results that have a dynamic range exceeding 95dB with an OSR = 256.

## THEORY OF OPERATION

The differential analog input of the ADS1203 is implemented with a switched-capacitor circuit. This circuit implements a 2nd-order modulator stage, which digitizes the analog input signal into a 1-bit output stream. The clock source can be internal as well as external. Different frequencies for this clock allow for a variety of solutions and signal bandwidths (however, this can only be used in mode 3). The analog input signal is continuously sampled by the modulator and compared to an internal voltage reference. A digital stream, which accurately represents the analog input voltage over time, appears at the output of the converter.

### ANALOG INPUT STAGE


#### **Analog Input**


The input design topology of the ADS1203 is based on a fully differential switched-capacitor architecture. This input stage provides the mechanism to achieve low system noise, high common-mode rejection (92dB), and excellent power-supply rejection.

The input impedance of the analog input is dependent on the modulator clock frequency ( $f_{CLK}$ ), which is also the sampling frequency of the modulator. Figure 6 shows the basic input structure of the ADS1203. The relationship between the input impedance of the ADS1203 and the modulator clock frequency is:

$$Z_{IN} = \frac{28k\Omega}{f_{CLK}/10MHz}$$
(1)

The input impedance becomes a consideration in designs where the source impedance of the input signal is high. This may cause a degradation in gain, linearity and THD. The importance of this effect depends on the desired system performance. There are two restrictions on the analog input signals,  $V_{IN}$ + and  $V_{IN}$ -. If the input voltage exceeds the range GND – 0.4V to  $V_{DD}$  + 0.3V, the input current must be limited to 10mA because the input protection diodes on the front end of the converter will begin to turn on. In addition, the linearity and the noise performance of the device is ensured only when the differential analog voltage resides within ±250mV; however, the FSR input voltage is ±320mV.





## ADS1203



#### SBAS318 - JUNE 2004




Figure 6. Input Impedance of the ADS1203

#### Modulator

The ADS1203 can be operated in four modes. Modes 0, 1, and 2 use the internal clock, which is fixed at 20MHz. The modulator can also be operated with an external clock in mode 3. In all modes, the clock is divided by 2 internally and is used as the modulator clock. The frequency of the external clock can vary from 1MHz to 32MHz to adjust for the clock requirements of the application.

The modulator topology is fundamentally a 2nd-order, switched-capacitor, delta-sigma modulator, such as the one conceptualized in Figure 7. The analog input voltage and the output of the 1-bit digital-to-analog converter (DAC) are differentiated, providing analog voltages at X2 and X3. The voltages at X2 and X3 are presented to their individual integrators. The output of these integrators progress in a negative or positive direction. When the value of the signal at X4 equals the comparator reference voltage, the output of the comparator switches from negative to positive, or positive to negative, depending on its original state. When the output value of the comparator switches from high to low or vice versa, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage at X6, causing the integrators to progress in the opposite direction. The feedback of the modulator to the front end of the integrators forces the value of the integrator output to track the average of the input.




Figure 7. Block Diagram of the 2nd-Order Modulator



## **DIGITAL OUTPUT**

A differential input signal of 0V will ideally produce a stream of ones and zeros that are high 50% of the time and low 50% of the time. A differential input of +256mV will produce a stream of ones and zeros that are high 80% of the time. A differential input of -256mV will produce a stream of ones and zeros that are high 20% of the time. The input voltage versus the output modulator signal is shown in Figure 8.

## **DIGITAL INTERFACE**

#### INTRODUCTION

The analog signal that is connected to the input of the delta-sigma modulator is converted using the clock signal applied to the modulator. The result of the conversion, or modulation, is the output signal DATA from the delta-sigma modulator. In most applications where a direct connection is realized between the delta-sigma modulator and an ASIC, FPGA, DSP, or  $\mu$ C

(each with an implemented filter), the two standard signals (MCLK and MDAT) are provided from the modulator. To reduce the wiring (for example, for galvanic isolation), a single line is preferred. Therefore, in mode 2, the data stream is Manchester encoded.

#### MODES OF OPERATION

The system clock of the ADS1203 is 20MHz by default. The system clock can be provided either from the internal 20MHz RC oscillator or from an external clock source. For this purpose, the MCLK pin is bidirectional and controlled by the mode setting.

The system clock is divided by 2 for the modulator clock. Therefore, the default clock frequency of the modulator is 10MHz. With a possible external clock range of 1MHz to 32MHz, the modulator operates between 500kHz and 16MHz.

The four modes of operation for the digital data interface are shown in Table 1.




Figure 8. Analog Input vs Modulator Output of the ADS1203

Table 1. Digital Data Interface M	lodes of Operation
-----------------------------------	--------------------

MODE	DEFINITION	M1	MO
0	Internal clock, synchronous data output	Low	Low
1	Internal clock, synchronous data output, half output clock frequency	Low	High
2	Internal clock, Manchester encoded data output	High	Low
3	External clock, synchronous data output	High	High



#### Mode 0

In mode 0, the internal RC oscillator is running. The data is provided at the MDAT output pin, and the modulator clock at the MCLK pin. The data is changing at the falling edge of MCLK; therefore, it can safely be strobed with the rising edge. See Figure 1 on page 6.

#### Mode 1

In mode 1, the internal RC oscillator is running. The data is provided at the MDAT output pin. The MCLK pin provides the half modulator clock. The data must be strobed at both the rising and falling edges of MCLK. The data at MDAT is changing in the middle, between the rising and falling edge. In this mode the frequency of both MCLK and MDAT is only 5MHz. See Figure 2 on page 6.

#### Mode 2

In mode 2, the internal RC oscillator is running. The data is Manchester encoded and is provided at the MDAT pin. The MCLK output is set to low. There is no clock output provided in this mode. The Manchester coding allows the data transfer with only a single line. See Figure 3 on page 7.

#### Mode 3

In mode 3, the internal RC oscillator is disabled. The system clock must be provided externally at the input MCLK. The system clock must have twice the frequency of the chosen modulator clock. The data is provided at the MDAT output pin. Since the modulator runs with the half system clock, the data changes at every other falling edge of the external clock. The data can safely be strobed at every other rising edge of MCLK. This mode allows synchronous operation to any digital system or the use of clocks different from 10MHz. See Figure 4 on page 7.

## FILTER USAGE

The modulator generates only a bitstream, which does not output a digital word like an analog-to-digital converter (ADC). In order to output a digital word equivalent to the analog input voltage, the bitstream must be processed by a digital filter.

A very simple filter built with minimal effort and hardware is the sinc<sup>3</sup> filter:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{3}$$
(2)

This filter provides the best output performance at the lowest hardware size (for example, count of digital gates). For oversampling ratios in the range of 16 to 256, this is a good choice. All the characterizations in the data sheet are also done using a sinc<sup>3</sup> filter with an oversampling ratio of OSR = 256 and an output word width of 16 bits.

RUMENTS

In a sinc<sup>3</sup> filter response (shown in Figure 9 and Figure 10), the location of the first notch occurs at the frequency of output data rate  $f_{DATA} = f_{CLK}/OSR$ . The –3dB point is located at half the Nyquist frequency or  $f_{DATA}/4$ . For some applications, it may be necessary to use another filter type for better frequency response.

This performance can be improved, for example, by a cascaded filter structure. The first decimation stage can be a  $sinc^3$  filter with a low OSR and the second stage a high-order filter.




Figure 9. Frequency Response of Sinc<sup>3</sup> Filter




Figure 10. Pulse Response of Sinc<sup>3</sup> Filter (f<sub>MOD</sub> = 10MHz)



The effective number of bits (ENOB) can be used to compare the performance of ADCs and delta-sigma modulators. Figure 11 shows the ENOB of the ADS1203 with different filter types. In this data sheet, the ENOB is calculated from the SNR:

(3)

 $SNR = 1.76dB + 6.02dB \times ENOB$ 




Figure 11. Measured ENOB vs OSR

In motor control applications, a very fast response time for overcurrent detection is required. There is a constraint between 1 $\mu$ s and 5 $\mu$ s with 3 bits to 7 bits resolution. The time for full settling is dependent on the filter order. Therefore, the full settling of the sinc<sup>3</sup> filter needs three data clocks and the sinc<sup>2</sup> filter needs two data clocks. The data clock is equal to the modulator clock divided by the OSR. For overcurrent protection, filter types other than sinc<sup>3</sup> might be a better choice. A simple example is a sinc<sup>2</sup> filter. Figure 12 compares the settling time of different filter types. The sincfast is a modified sinc<sup>2</sup> filter:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{2} (1 + z^{-2 \times OSR})$$
(4)




Figure 12. Measured ENOB vs Settling Time

For more information, see application note SBAA094, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications, available for download at www.ti.com.

## **APPLICATIONS**

Operating the ADS1203 in a typical application using mode 0 is shown in Figure 13. Measurement of the motor phase current is done via the shunt resistor. For better performance, both signals are filtered.  $R_2$  and  $C_2$  filter noise on the noninverting input signal,  $R_3$  and  $C_3$  filter noise on the inverting input signal, and  $C_4$  in combination with  $R_2$  and  $R_3$  filter the differential input signal. In this configuration, the shunt resistor is connected via three wires with the ADS1203.

The power supply is taken from the upper gate driver power supply. A decoupling capacitor of  $0.1\mu F$  is recommended for filtering the power supply. If better filtering is required, an additional  $1\mu F$  to  $10\mu F$  capacitor can be added.

The control lines M0 and M1 are both low while the part is operating in mode 0. Two output signals, MCLK and MDAT, are connected directly to the optocoupler. The optocoupler can be connected to transfer a direct or inverse signal because the output stage has the capacity to source and sink the same current. The discharge resistor is not needed in parallel with optocoupler diodes because the output driver has push-pull capability to keep the LED diode out of the charge. The DSP (such as a C28x or C24x) can be directly connected at the output of two channels of the optocoupler. In this configuration, the signals arriving at C28x or C24x are standard delta-sigma modulator signals and are connected directly to the SPICLK and SPISIMO pins. Being a delta-sigma converter, there is no need to have word sync on the serial data, so an SPI is ideal for connection. McBSP would work as well in SPI mode.

When component reduction is necessary, the ADS1203 can operate in mode 2, as shown in Figure 14. M1 is high and M0 is low. Only the noninverting input signal is filtered.  $R_2$  and  $C_2$  filter noise on the input signal. The inverting input is directly connected to the GND pin, which is simultaneously connected to the shunt resistor.

The output signal from the ADS1203 is Manchester coded. In this case, only one signal is transmitted. For that reason, one optocoupler channel is used instead of two channels, as in the previous example of Figure 13. Another advantage of this configuration is that the DSP will use only one line per channel instead of two. That permits the use of smaller DSP packages in the application.




Figure 13. Application Diagram in Mode 0



## ADS1203



SBAS318 - JUNE 2004




Figure 14. Application Diagram in Mode 2




Figure 15. Application Diagram without Galvanic Isolation in Mode 0

## ADS1203






Figure 16. Application Diagram without Galvanic Isolation in Mode 3



## LAYOUT CONSIDERATIONS

## **Power Supplies**

The ADS1203 requires only one power supply (V<sub>DD</sub>). If there are separate analog and digital power supplies on the board, a good design approach is to have the ADS1203 connected to the analog power supply. Another possible approach to control noise is the use of a resistor on the power supply. The connection can be made between the ADS1203 power-supply pins via a  $10\Omega$  resistor. The combination of this resistor and the decoupling capacitors between the power-supply pins on the ADS1203 provide some filtering. The analog supply that is used must be well regulated and generate low noise. For designs requiring higher resolution from the ADS1203, power-supply rejection will be a concern. The digital power supply has high-frequency noise that can be capacitively coupled into the analog portion of the ADS1203. This noise can originate from switching supplies, microprocessors, or DSPs. power High-frequency noise will generally be rejected by the external digital filter at integer multiples of MCLK. Just below and above these frequencies, noise will alias back into the passband of the digital filter, affecting the conversion result. Inputs to the ADS1203, such as V<sub>IN</sub>+, V<sub>IN</sub>-, and MCLK should not be present before the power supply is on. Violating this condition could cause latch-up. If these signals are present before the supply is on, series resistors should be used to limit the input current. Experimentation may be the best way to determine the appropriate connection between the ADS1203 and different power supplies.

#### Grounding

Analog and digital sections of the design must be carefully and cleanly partitioned. Each section should have its own ground plane with no overlap between them. Do not join the ground planes; instead, connect the two with a moderate signal trace underneath the converter. For multiple converters, connect the two ground planes as close as possible to one central location for all of the converters. In some cases, experimentation may be required to find the best point to connect the two planes together.

#### Decoupling

Good decoupling practices must be used for the ADS1203 and for all components in the design. All decoupling capacitors, specifically the  $0.1\mu$ F ceramic capacitors, must be placed as close as possible to the pin being decoupled. A  $1\mu$ F and  $10\mu$ F capacitor, in parallel with the  $0.1\mu$ F ceramic capacitor, can be used to decouple V<sub>DD</sub> to GND. At least one  $0.1\mu$ F ceramic capacitor must be used to decouple V<sub>DD</sub> to GND, as well as for the digital supply on each digital component.

### **PACKAGING INFORMATION**

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
ADS1203IPWR	ACTIVE	TSSOP	PW	8	2000
ADS1203IPWT	ACTIVE	TSSOP	PW	8	250

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

## **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated